

DMT Coprocessor for ADSL Chipset

AD6436

FEATURES

Component in Analog Devices DMT ADSL Chipset— AD20msp910

Designed to ANSI/ETSI T1.413 (Cat 1 FDM)

Suitable for CO or Residence (ATU-R and ATU-C)

Performs All DMT Functions and Operations:

QAM Encoding and Decoding Operations

Tone Reordering and Scaling

FFT for Receive (512/64 Point at RT/CO) Inverse FFT on Transmission (512/64 Point)

Frequency and Time Domain Equalization (FDQ and

Frequency and Time Domain Equalization (FDQ and TDQ)

Digital Filters (Interpolation and Decimation)

128-Lead TQFP


-40°C to +85°C

3.3 V Operation, 600 mW

GENERAL DESCRIPTION

The AD 6436 is part of the Analog D evices ADSL chipset, the AD 20msp910. It accompanies the AD 6435 (Interface and Framer), AD 6437 (single-chip analog front end) and AD SP-2183 (control and DSP). Object code is also supplied. Offering a flexible, standard based approach (designed to ANSI T 1.413, C ategory 1 FDM) with low total bill of materials and high performance, the chipset offers a straightforward approach to realizing an ADSL modem.

FUNCTIONAL BLOCK DIAGRAM



The AD 6436 is a dedicated DMT accelerator, implementing transmit (QAM encode, IFFT, filtering and interpolation filtering) and receive (decimation, filtering and equalization, FFT and QAM decode) operations.

AD6436- SPECIFICATIONS

Parameter	Value	Comments
TRANSMIT DAC PORT—DATA WIDTH	16-Bit	
TRANSMIT DAC PORT—RATE CO M ode RT M ode	17.664 M H z, 8.832 M H z, 4.416 M H z 2.208 M H z, 1.104 M H z, 552 kH z	
RECEIVE ADC PORT—DATA WIDTH	16-Bit	
RECEIVE ADC PORT—RATES	8.832 M Hz or 2.208 M Hz	At Either CO or RT
DOWNSTREAM FFT/IFFT	512 Points	256 T ones
UPSTREAM FFT/IFFT	64 Points	32 Tones
BITS/CARRIER (MAX)	16	This is more than the fifteen required by ANSIT1.413.
INTERFACE TO AD 6435/AD 6438	Serial 35.328 M H z	Both T ransmit and Receive
POWER SUPPLIES V _{DD} P _{DISS}	3.3 V ± 10% 600 mW	
TEMPERATURE RANGE	-40°C to +85°C	

Specifications are subject to change without notice.

Timing Specifications

Parameter	Description	Тур	Units
TX Timing			
t _{TX-S}	Setup Time of TX [15:0] from Rising Edge of TX_CLK	12	ns
t _{TX-H}	Hold Time of TX $[15:0]$ from Rising Edge of TX_CLK	12	ns




Figure 1. TX Timing

Parameter Description		Тур	Units	
RX Timing	Color Time of DV [15 0] from Divine Education (DV CLV	-		
τ _{RX-S}	Setup Time of RX [15:0] from Rising Edge of RX_CLK	5	ns	
t _{RX-H}	Hold Time of RX [15:0] from Rising Edge of RX_CLK	0	ns	




Figure 2. RX Timing

-2- REV. 0

Parameter Description		Тур	
TX Serial I/F Timing			
t _{TFRM-S}	Setup Time of TX FRM from Falling Edge of TX RX SCLK	5	ns
t _{TFRM-H}	Hold Time of TX FRM from Falling Edge of TX RX SCLK	15	ns
t _{TDREQ-S}	Setup Time of TX DREQ from Rising Edge of TX RX SCLK	5	ns
t _{TDREQ-H}	Hold Time of TX DREQ from Rising Edge of TX RX SCLK	15	ns
t _{TBS-S}	Setup Time of TX_BS from Rising Edge of TX_RX_SCLK	10	ns
t _{TBS-H}	Hold Time of TX BS from Rising Edge of TX RX SCLK	0	ns
t _{TD_S}	Setup Time of TX SDATA from Rising Edge of TX RX SCLK	5	ns
t _{TD H}	Hold Time of TX SDATA from Rising Edge of TX RX SCLK	0	ns




Figure 3. TX Serial I/F Timing

Parameter	Тур	Units	
RX Serial I/F Timing			
t _{RFRM-S}	Setup Time of RX_FRM_from Falling Edge of TX_RX_SCLK	5	ns
t _{RFRM-H}	Hold Time of RX_FRM from Falling Edge of TX_RX_SCLK	15	ns
t _{rdreq-s}	Setup Time of RX_DREQ from Rising Edge of TX_RX_SCLK	5	ns
t _{RDREQ-H}	Hold Time of RX_DREQ from Rising Edge of TX_RX_SCLK	0	ns
t _{RBS-S} `	Setup Time of RX_BS from Falling Edge of TX_RX_SCLK	5	ns
t _{RBS-H}	Hold Time of RX_BS from Falling Edge of TX_RX_SCLK	15	ns
t _{RD-S}	Setup Time of RX_SDATA from Falling Edge of TX_RX_SCLK	5	ns
t _{RD-H}	Hold Time of RX_SDATA from Falling Edge of TX_RX_SCLK	15	ns




Figure 4. RX Serial I/F Timing

Parameter Read Operation		Min	Max	Unit
Timing Rec	quirements:			
t_{RDD}	NRD Low to Data Valid		8	ns
t_{AA}	A 0-A 13, N C S to D ata V alid		14	ns
t_{RDH}	Data Hold from NRD High	0		ns
Switching (Characteristics:			
t_{RP}	NRD Pulsewidth	12		ns
t _{CRD}	DSP_CLK High to NRD Low	3	16	ns
t _{ASR}	A0-A13, NCS Setup before NRD Low	2		ns
t_{RDA}	A0-A13, NCS Hold after NRD Deasserted	5		ns
t_{RWR}	NRD High to NRD or NWR Low	12		ns

NOTE: DSP clock 28 MHz (35.7 ns)




Figure 5. Read Operation

Parameter		Min	Max	Unit
Write Op	Write Operation			
Switching C	Characteristics:			
t_DW	D ata Setup before NWR High	10		ns
t _{o H}	Data Hold after NWR High	6		ns
t_{WP}	NWR Pulsewidth	12		ns
t _{wde}	NWR Low to Data Enabled	0		ns
t _{ASW}	A0-A13, NCS Setup before NWR Low	2		ns
t_{DDR}	Data Disable before NWR or NRD Low	1		ns
t_{CWR}	DSP_CLK High to NWR Low	3	16	ns
t _{AW}	A0-A13, NCS, Setup before NWR Deasserted	17		ns
t_{WRA}	A0-A13, NCS Hold after NWR Deasserted	5		ns
t_{WWR}	${\sf NWR}$ High to ${\sf NRD}$ or ${\sf NWR}$ Low	12		ns

NOTE: DSP clock 28 MHz (35.7 ns)




Figure 6. Write Operation

REV. 0 -5-

ELECTRICAL SPECIFICATIONS

Parameter	Typ Value	Comments*		
V _{OH}	V _{DD} -0.4 V dc	$At I_{OH} = -0.5 \text{ mA}$		
Vol	0.4 V dc	$At I_{OL} = +1.0 \text{ mA}$		
VIH	2.0 V dc			
VIL	1.0 V dc			
I _{IH}	±500 nA	$V_{1N} = V_{DD} = 3.6 \text{ V}$		
I _{IL}	±500 nA	$V_{IN} = 0 V, V_{DD} = 3.6 V$		

 $[*]V_{DD} = 3.3 \text{ V dc} \pm 10\%.$

ABSOLUTE MAXIMUM RATINGS*

Supply Voltage0.3 V to +4.6	۷
Input Voltage -0.5 V to $V_{DD} + 0.5$	٧
Output Voltage Swing0.5 V to V_{DD} + 0.5	V
Operating Temperature Range (Ambient)40°C to +85°	°C
Storage T emperature Range65°C to +150°	°C
Lead Temperature (5 sec) TQFP +280	°C

^{*}Stresses above those listed under Absolute M aximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
AD 6436	-40°C to +85°C	128-L ead Plastic T hin Quad Flatpack	ST -128

CAUTION_

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD 6436 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



-6- REV. 0

PIN DESCRIPTION


The AD 6436 is a 128-lead TQFP. It contains 93 signal pins, 37 output pins, 40 input pins, 16 bidirectional pins and 28 supply pins.

PIN FUNCTION DESCRIPTIONS

Pin No.	Pin Name	Туре	Description
1-3, 34, 35, 63-71, 99	N C		N ot C onnected Pins.
4-6, 9-12, 14, 17-21, 128	A(13:0)	Input	14-Bit Address Bus for DSP Port.
7, 15, 23, 30, 41, 51, 62, 72, 78, 87, 95, 104, 114, 125	VDD	Supply	T hese pins supply 3.3 V power to the AD 6436.
8, 16, 22, 29, 37, 42, 52, 61, 73, 79, 86, 94, 105, 115, 124	GND	G round	T hese pins supply ground for the AD 6436.
13	DSP_CLK	Input	This comes from the DSP and is used to direct the register ports and for accessing the RAM s.
24	RX_FRM	Output	Frame Pulse for RX Serial Port.
25	RX_SDATA	Output	Serial Data for RX Serial Port.
26	RX_DREQ	Input	Data Request for RX Serial Port.
27	RX_BS	Output	Byte Strobe for RX Serial Port.
28	TX_RX_SCLK	Output	Serial Clock for TX and RX Serial Ports.
31	TX_FRM	Output	Frame Pulse for TX Serial Port.
32	TX_SDATA	Input	Serial Data for TX Serial Port.
33	TX_BS	Input	Byte Strobe for T X Serial Port.
36	TX_DREQ	Output	Data Request for TX Serial Port.
38	MCLK	Input	M aster Clock for AD 6436 (35.328 M H z).
39	RT_NCO	Input	Mode Pin, $1 = RT$ Mode; $0 = CO$ Mode.
40	TX_CLK	Output	Output Clock U sed to Qualify Valid Data for DAC.
43-50, 53-60	T X (15:0)	Output	16-Bit Output for Transmit DAC.
74	TEST	Output	T est Pin.
75	RX_CLK	Output	Output Clock U sed to Qualify Valid Data for ADC.
76, 77, 80-85, 88-93, 96, 97	RX (15:0)	Input	16-Bit Input from receive ADC.
98, 100, 101	TST_CTL[2:0]	Input	T est C ontrol Pins. T hese pins are for ADI internal use only. T hey should be tied low.
102, 103, 106-113, 116-121	D (15:0)	I/O	16-Bit Data Bus from DSP Port.
122	NRESET	Input	Reset Pin, Active Low.
123	NWR	Input	Write Strobe from DSP Port, Active Low.
126	NRD	Input	Read Strobe from DSP Port, Active Low.
127	NCS	Input	Chipset from DSP Port, Active Low.

REV. 0 -7-

PIN CONFIGURATION 128-Lead TQFP



-8- REV. 0

INTRODUCTION

The AD 6436 is one of the ICs that make up the second generation ADSL chipset. The other portions within the AD 20msp910 chipset are the AD 6435 (which connects to the AD 6436, and is responsible for error correction, interleaving and elastic store/framing operations), the AD 6437 analog frontend IC, the AD 816 driver/receiver and AD SP-2183, which is used as the system control processor. An object code license for all modem software is supplied with the AD 20msp910 chipset.

The AD 6436 performs the QAM encoding and decoding operations, the frequency domain equalization (FDQ), the FFT and IFFT operations. It also implements a number of digital filter operations including interpolation/decimation and time-domain equalization (TDQ). It is designed to process up to 256 downstream tones (although in a typical system only those numbered 28–255 will be used) and 32 upstream ones (although in a typical implementation only Numbers 8–27 will be used). It is designed to Category 1 of the AN SI/ET SI standard and relies on frequency division multiplexing (FDM) to separate the upstream and downstream signals.

Although the AD 6436 is designed as part of the AD 20msp910 AD SL chipset, it is suitable for use in other multitone (DMT or OFDM) communication systems.

T his data sheet gives a user's description of the AD 6436. It describes functionality and interfacing, but does not give any details of the internal structure.

When used as part of the AD20msp910 ADSL chipset, this internal functionality is under the control of the firmware supplied with the ADSP-2183, and the M essaging Protocol (MP) implemented there. This protocol supplies a hardware-neutral method of controlling the operation of the ADSL chipset, which will be compatible between different hardware implementations.




Figure 7. Functional Pin Diagram




Figure 8. AD20msp910 System Block Diagram

FUNCTIONAL DESCRIPTION

The AD 6436 consists of six major blocks: a QAM encoder/decoder block, an FFT block, an IFFT block, a DFIC block, a DSP port control block and a clock control block.




Figure 9. Block Diagram

REV. 0 -9-

QAM Encoder/Decoder

The QAM block handles the QAM encoding and decoding of data. It corresponds to the "T one Ordering" and "C onstellation encoder and gain scaling" blocks in the T 1.413 reference model.

D ata is received from the AD 6435/AD 6438 at 35.328 M Hz as a serial stream, and is fed to the encoder buffer. T his block is responsible for the encoding, bin allocation and tone reordering operations. Each subcarrier (from 0 to 255) can handle from 0 to 16 bits, with the density controlled by the bin allocation. T his block also handles the pilot tone insertion (Bin 64 in CO mode and Bin 16 in the RT).

The QAM decoder is very similar, recovering the data from the subcarriers and reversing the tone ordering and bit allocation operations. It also operates the same way in CO and RT mode. The receive serial interface between the QAM decoder and the AD 6435/AD 6438 operates at 35.328 MHz.

IFFT Block

The IFFT block performs a 512-point inverse FFT in CO mode (transmitting the downstream data) and a 64-point inverse FFT in RT mode (transmitting the upstream data). It also implements gain-scaling at this time.

While the data is read out of the IFFT block and into the DFIC, the cyclic prefix is added to the transmit path. The purpose of the cyclic prefix is to make the symbol appear periodic in nature to the receiver. The IFFT produces 512 real data samples in CO mode, to which 32 samples are added, and 64 real data samples in RT mode, to which four are added.

FFT Block

On the receive channel, the FFT block performs a 64-point FFT in CO mode (receiving the upstream duplex data) and a 512-point FFT in RT mode (receiving the downstream simplex data). In addition, carriers can be scaled up to provide full precision for the FDQ and QAM decode operations. After the transform, the FFT performs the FDQ operation in the output buffer. In addition to performing the FFT, this block also strips off the cyclic prefixes and removes the pilot tones from the symbol.

Digital Filter Block

T his implements a variety of digital filtering operations, including T ime D omain Equalization (TDQ) and the interpolation/ decimation tasks that connect the digital devices to the analog stage (AD 6437/AD6440).

NB Data Width

The AD 6436 uses 16-bit datapaths internally. As such, it may be used with high resolution analog stages with up to 16-bit resolution and take full advantage of them. The AD 6437/ AD 6440—its companion part in the AD 20msp910 chipset—is only specified to 12-bit linearity.

INTERFACE TIMING

The AD 6436 contains a transmit serial port in which the AD 6435/AD 6438 transmits a bit stream to the AD 6436 and a receive serial port in which AD 6435/AD 6438 receives a serial bit stream from the AD 6436. The AD 6436 also interfaces with an ADC and a DAC, and has a DSP host port, which allows a DSP to monitor the AD 6436 and control the data through the device.

TX SERIAL PORT

The TX serial interface between the AD 6436 and AD 6435/AD 6438 uses five (5) signals:

TX_RX_SCLK: Serial clock provided by AD 6436.

TX_DREQ: Data request provided by AD 6436.

TX_FRAME: Frame strobe provided by AD 6436.

TX_BS: Byte strobe provided by AD 6435/AD 6438.

TX_SDATA: Serial data provided by AD 6435/AD 6438.

This is a byte protocol. The AD 6436 raises TX DREQ to request data (ref T 0). The AD 6435/AD 6438 samples the TX DREQ on its rising clock and when seen, outputs a one clock byte strobe TX BS (ref T1) and simultaneously places Bit 0 of the byte on the TX SDATA pin. Then on the next seven rising clocks the AD 6435/AD 6438 places Bits 1 through 7 on the TX SDATA pin. On the next rising clock, the TX DREQ line is again sampled (ref T 5), and if high, and another byte is ready to transmit, outputs the byte strobe coincident with the first bit of the next byte, then proceeds to output the reset of the byte in successive clock cycles. If TX DREQ were low, or another byte was not available yet, the byte strobe would not be output, and TX DREQ would continue to be sampled on successive rising clock edges while waiting for available data. The AD 6435/ AD 6438 is free to place Bit 0 of a byte on the TX SDATA pin even if the AD 6436 will not be taking it, as long as the byte strobe is not pulsed. Once the byte strobe is pulsed for Bit 0, the TX DREQ line is ignored until all eight bits are sent.

The AD 6436, once TX_DREQ is raised, leaves TX_DREQ high and samples TX_BS on successive rising edges of the clock. Once TX_BS is seen high (ref T2), the AD 6436 knows that Bit 0 can be sampled, followed by the remaining seven bits on the next seven rising clocks edges (ref T3). If desired, the TX_DREQ can be dropped at this time. When Bit 6 is being sampled (ref T4), the AD 6436 must raise or lower the TX_DREQ line depending on whether it knows it wants another byte immediately following the current byte. This timing is needed to ensure the AD 6435/AD 6438 will (or will not) see the TX_DREQ signal as it outputs the last bit.

The TX_FRAME signal, which is not shown, is pulsed on the rising edge of the AD 6436 clock at the beginning of frame. The AD 6435/AD 6438 will not respond to the TX_DREQ line before the start of a frame, or after the number of data bytes programmed by the DSP has been transferred within a frame.

RX SERIAL INTERFACE

The RX serial interface between the AD 6436 and AD 6435/AD 6438 uses five (5) signals:

TX_RX_SCLK: Serial clock provided by AD 6436.

RX_FRAM E: Frame strobe provided by AD 6436.

RX_BS: Byte strobe provided by AD 6436.

RX_SDATA: Serial data provided by AD 6436.

RX DREQ: Data request provided by AD 6435/AD 6438.

This is a byte protocol. The AD 6435/AD 6438 raises RX_DREQ to request data (ref T 0). The AD 6436 samples the RX_DREQ on its rising clock and when seen, outputs a one clock byte strobe RX_BS (ref T 1), and at the same time places Bit 0 of the byte on the RX_SDATA pin. Then on the next seven rising clocks the AD 6435/AD 6438 places Bits 1 through 7 on the RX_SDATA pin. As the last bit is output, the RX_DREQ line is

-10- REV. 0

again sampled (ref T 5), and if high, and another byte is ready to transmit, outputs the byte strobe coincident with the first bit of the next byte, then proceeds to output the remainder of the byte in successive clock cycles. If RX_DREQ were low, or another byte not yet available, the byte strobe would not be output, and RX_DREQ would continue to be sampled on successive rising clock edges while waiting for available data. The AD 6436 is free to place Bit 0 of the next byte on the pin even if RX_DREQ is low, as long the byte strobe is not pulsed. Once the byte strobe is pulsed for Bit 0, the RX_DREQ line is ignored until all eight bits are sent.

The AD 6435/AD 6438, once RX_DREQ is raised, leaves RX_DREQ high and samples RX_BS on successive falling edges of the clock. Once RX_BS is seen high (ref T 2), the AD 6435/AD 6438 samples Bit 0 and knows that the data bits can be sampled on the next seven falling clocks edges (ref T 3). If desired, the RX_DREQ can be dropped at this time. When Bit 7 is being sampled (ref T 4), the AD 6435/AD 6438 must raise or lower the RX_DREQ line depending on whether it knows it wants another byte immediately following the current byte. This timing is needed to ensure the AD 6436 will (or will not) see the RX_DREQ signal on the rising edge after the last bit.




Figure 10. AD6436-AD6435/AD6438 Interface—Transmit




Figure 11. AD6436-AD6435/AD6438 Interface—Receive

The RX_FRAM E signal, which is not shown, is pulsed on the rising edge of the AD 6436 clock at the beginning of frame. The AD 6435/AD 6438 will not raise the RX_DREQ line before the start of a frame, or after the number of data bytes programmed by the DSP has been received within a frame.

DAC INTERFACE

The AD 6436 provides sixteen bits to an A/D converter. Sample rates of 17.664 M H z, 8.832 M H z and 4.416 M H z can be sent out in CO mode. In RT mode, rates of 2.208 M H z, 1.104 M H z and 552 kH z can be sent out in RT mode. The sample rate is determined by the setting of the programmable down sampler in the D F I C .

Accompanying the 16-bit data is a clock, TX_CLK , to qualify when the data is valid.

All 16 bits are valid, but if the DAC has fewer bits, it is the most significant bits of the word that should be connected to the DAC (i.e., when connecting the AD 6436 to the AD 6437, Bits D0 and D1 should be left NC). These bits will be used in future, higher precision, analog stages.

ADC INTERFACE

The AD 6436 can accept sixteen bits from an A/D converter. The sample rate for both RT and CO mode is 8.832~M~Hz normally, but can optionally be 2.208~M~Hz. A signal called RX_CLK is provided to qualify when the A/D converter needs to provide valid data.

All 16 bits are valid, but if the ADC has fewer bits, it is the most significant bits of the word should be connected to the ADC (i.e., when connecting the AD6436 to the AD6437, Bits D0 to D3 should be tied to ground). These bits will be used in future, higher precision, analog stages.

DSP PORT

The DSP port consist of:

A 14-Bit Address Bus, A[13:0]

A 16-Bit Data Bus, D[15:0]


Three Bus Control Pins, NRD, NWR, NCS.

The DSP port allows a 2183 DSP to access the AD 6436.

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

128-Lead Plastic Thin Quad Flatpack (ST-128)



-12- REV. 0